Features

- EE Programmable 1,048,576 x 1-bit Serial Memory Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- Very Low-power CMOS EEPROM Process
- In-System Programmable (ISP) via Two-Wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with AT40K Devices
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Programmable Reset Polarity
- Low-power Standby Mode
- High-reliability
 - Endurance: 5,10⁴ Erase/Write Cycles
 - Data Retention: 10 Years
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm² @125°C
- Tested up to a Total Dose of (according to MIL STD 883 Method 1019)
 - 20 krads (Si) Read-only mode when Biased
 - 60 krads (Si) Read-only mode when Unbiased
- Operating Range: 3.0V to 3.6V, -55°C to +125°C
- Available in 400 mils Wide 28 Pins DIL Flat Pack

Description

The AT17LV010-10DP is a FPGA Configuration Serial EEPROM which provides an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. It is packaged in a 28-pin 400 mils wide Flat Pack package. The configurator uses a simple serial link to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. Since the default setting is RESET low and OE high, this document will describe RESET/OE. The device also supports a write-protection mechanism within its programming mode.




Space FPGA Configuration EEPROM

AT17LV010-10DP





Block Diagram



Device Description

The control signals for the configuration EEPROM (\overline{CE} , \overline{RESET} /OE and CCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller.

The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/OE is driven low, the configuration EEPROM resets its address counter and tri-states its DATA pin. The CE pin also controls the output of the configurator. If CE is held high after the RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When RESET/OE is subsequently driven high, the counter and the DATA output pin are enabled. When RESET/OE is driven low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of CE.

When the configurator has driven out all of its data and \overline{CEO} is driven low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

Pin Configuration




Figure 1. 28-pin Flat Pack

Pin Description

RESET / OE	Output Enable (active high) and RESET (active low) when SER_EN is high. A low level on RESET/OE resets both the address and bit counters. A high level (with CE low) enables the data output driver. The logic polarity of this input is programmable as either RESET/OE or RESET/OE. Since almost all FPGAs use RESET low and OE high, this document describes the pin as RESET/OE. This is the default setting for the device.
WP2	WRITE PROTECT (2). Used to protect portions of memory during programming. Disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations.
CE	Chip Enable input (active low). A low level (with RESET/OE high) allows <u>CLK</u> to increment the address counter and enables the data output driver. A high level on CE disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin <i>does not</i> enable/disable the device in the Two-Wire Serial Programming mode (SER_EN low).
CEO	Chip Enable Output (active low). This output goes low when the address counter has reached its maximum value. In a daisy chain of AT17LV010-10DP devices, the CEO pin of one device must be connected to the CE input of the next device in the chain. It stays low as long as CE is low and RESET/OE is high. It then follows CE until RESET/OE goes low. Thereafter, CEO stays high until the entire EEPROM is read again.



Note: Package lid is NOT connected to GND



A2	Device selection input. This is used to enable (or select) the device during programming (i.e., when SER_EN is low). This pin has an internal pull-down resistor.		
READY	Open collector reset state indicator. Driven low during power-up reset, released when power-up is complete. It is recommended to use a 4.7 k Ω pull-up resistor when this pin is used.		
SER_EN	Serial enable must be held high during FPGA loading operations. Bringing \overline{SER}_{EN} low enables the Two-Wire Serial Programming Mode. For non-ISP applications, \overline{SER}_{EN} should be tied to V_{CC} .		
DATA	Tri-state DATA output for configuration. Open-collector bi-directional pin for programming.		
CLK	Clock input. Used to increment the internal address and bit counter for reading and programming.		
WP1	WRITE PROTECT (1). Used to protect portions of memory during programming. Disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations.		
V _{cc}	3.3V (±0.3V). A 0.2 μF decoupling capacitor between V_{CC} and GND is recommended		
GND	Ground pin.		
NC	These pins are not connected internally. It is recommended to connect them to a power supply (GND or Vcc).		
Reserved	These pins are connected internally for manufacturing testing - DO NOT CONNECT.		

FPGA Master Serial Mode Summary

The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The Serial Configuration EEPROM has been designed for compatibility with the Master Serial mode.


This section discusses the Atmel AT40KEL applications.

Control of Configuration

Most connections between the FPGA device and the Serial EEPROM are simple and self-explanatory.

- The DATA output of the configurator drives the DATA input of the FPGA devices.
- The master FPGA CCLK output drives the CLK input of the configurator.
- The FPGA CON output drives the CE input of the configurator.
- The FPGA INIT output drives the RESET/OE input of the configurator.
- The A2 input of the configurator must be left unconnected (thanks to the internal pull down resistor) or tied to Vcc depending on the TWI address configuration.
- SER_EN must be connected to V_{CC} (except during ISP).
- The READY pin is available as an open-collector indicator of the device's reset status; it is driven low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete.

Figure 2. Single Device Configuration Schematic







Cascading Serial Configuration EEPROMs

For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration memories, cascaded configurators provide additional memory.

After the last bit from the first configurator is read, the clock signal to the configurator asserts its CEO output low and disables its DATA line driver. The second configurator recognizes the low level on its CE input and enables its DATA output.

After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to its active (low) level.

If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (high) level.




Figure 3. Cascaded Devices Configuration Schematic

Reset Polarity

The configurator allows the user to program the reset polarity as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms.

Programming Mode

The programming mode is entered by bringing $\overline{\text{SER}_\text{EN}}$ low. In this mode the chip can be programmed by the Two-Wire serial bus (TWI). The programming is done at V_{CC} supply only. Programming super voltages are generated inside the chip. For more information see application note:

http://www.atmel.com/dyn/resources/prod_documents/doc0437.pdf

Standby Mode

The configurator enters a low-power standby mode whenever \overline{CE} is asserted high. In this mode, the configurator consumes less than 100 μ A of current at 3.3V. The output remains in a high-impedance state regardless of the state of the RESET/OE input.





Electrical Characteristics

Absolute Maximum Ratings*

Operating Temperature55.C to +125.C
Storage Temperature65 C to +150 C
Voltage on Any Pin with Respect to Ground0.1V to V_{DD} +0.5V
Supply Voltage (V $_{\rm CC}$)0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.) 260·C
ESD (R _{ZAP} = 1.5K, C _{ZAP} = 100 pF)

*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

Operating Conditions

		3.3V		
Symbol	Description	Min	Max	Units
V _{DD}	-55 to +125°C	3.0	3.6	V


DC Characteristics

$V_{DD} = 3.3V \pm 0.3V$


Symbol	Description	AT17LV010-10DP		_
		Min	Max	Units
V _{IH}	High-level Input Voltage	2.0	V _{DD}	V
V _{IL}	Low-level Input Voltage	0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)		0.4	V
I _{CCOP}	Supply Current, Active Mode		5	mA
I _L	Input or Output Leakage Current (V _{IN} = V _{DD} or GND)	-10	10	μA
I _{ccs}	Supply Current, Standby Mode		150	μA

AT17LV010-10DP

AC Characteristics



AC Characteristics when Cascading







AC Characteristics

 $V_{CC} \text{ = } 3.3 \text{V} \pm 0.3 \text{V}$

		Mili	Military	
Symbol	Description	Min	Max	Units
T _{OE} ⁽¹⁾	OE to Data Delay		55	ns
T _{CE} ⁽¹⁾	CE to Data Delay		60	ns
T _{CAC} ⁽¹⁾	CLK to Data Delay		60	ns
Т _{ОН}	Data Hold from CE, OE, or CLK	0		ns
T _{DF} ⁽²⁾	CE or OE to Data Float Delay		50	ns
T _{LC}	CLK Low Time	25		ns
T _{HC}	CLK High Time	25		ns
T _{SCE}	CE Setup Time to CLK (to guarantee proper counting)	35		ns
T _{HCE}	CE Hold Time from CLK (to guarantee proper counting)	0		ns
T _{HOE}	OE High Time (guarantees counter is reset)	25		ns
F _{MAX}	Maximum Clock Frequency		10	MHz

Notes: 1. AC test lead = 60 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady-state active levels.

AC Characteristics when Cascading

 V_{CC} = 3.3V \pm 0.3V

		Military		
Symbol	Description	Min	Max	Units
T _{CDF} ⁽²⁾	CLK to Data Float Delay		50	ns
T _{OCK} ⁽¹⁾	CLK to CEO Delay		55	ns
T _{OCE} ⁽¹⁾	CE to CEO Delay		40	ns
T _{OOE} ⁽¹⁾	RESET/OE to CEO Delay		40	ns
F _{MAX}	Maximum Clock Frequency		10	MHz

Notes: 1. AC test lead = 60 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steadystate active levels.

Ordering Information


Memory Size	Ordering Code	Package	Operation Range
1 Mbit	AT17LV010-10DP-E	28-pin Flat Pack	Engineering Samples
1 Mbit	AT17LV010-10DP-MQ	28-pin Flat Pack	Military Level B
1 Mbit	AT17LV010-10DP-SV	28-pin Flat Pack	Space Level B





Packaging Information

DP (FP28.4)



DOCUMENT REVISION HISTORY

Changes from Rev. C to Rev. D

Update : signal RESET/OE changed to RESET/OE in whole document as the RESET signal is configured active low by default to be compatible with the dump mode of AT40K devices.

Add-on: Figure 2 on page 5

Add-on: Figure 3 on page 6

Update: document template

Changes from Rev. D to Rev. E

Update: description section on first page

Update: Figure 2 on page 5

Update: Figure 3 on page 6

Udpate: signal RESET/OE changed to RESET/OE on the Block Diagram

Changes from Rev. E to Rev F

Update : Three NC pins renamed as Reserved on Figure 1 on page 3

Update : Notes underneath Figure 1 on page 3 changed

Update : Addition of NC and Reserved in Pin Description section

Changes from Rev. F to Rev G

Update : fixed an error in the endurance parameter definition on page 1





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.